

ICDV 2011



Proceedings of
The 2011 International
Conference on
Integrated Circuits and Devices
in Vietnam

8-10 August, 2011
Hanoi, Vietnam,

 **ICD** The IEICE Electronics Society Technical
Committee on Integrated Circuits and Devices



Copyright © 2011 by the Institute of Electronics, Information and Communication Engineers (IEICE)

All rights reserved

Copyright and Reprint Permission: All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee.

ISBN: 978-4-88552-258-1 C3055

The Institute of Electronics, Information and Communication Engineers,
Kikai-Shinko-Kaikan Bldg., 5-8, Shibakoen 3 chome, Minato-ku, TOKYO 105-0011 JAPAN



Conference Committee

- General Chairs:** Ngoc-Binh Nguyen, *UET, VNU, Vietnam*
Thanh Vu-Dinh, *HCMUT, Vietnam*
Kunio Uchiyama, *Hitachi, Japan*
Masahiko Yoshimoto, *Kobe University, Japan*
Takeshi Yamamura, *Fujitsu Lab, Japan*
Toshihiko Hamasaki, *Hiroshima Institute of Technology, Japan*
- Technical Program Chairs:** Toshimasa Matsuoka, *Osaka University, Japan*
Xuan-Tu Tran, *UET, VNU, Vietnam*
Pham Tuong Hai, *HCMUT, Vietnam*
- Conference Secretary:** Hiroaki Suzuki, *Renesas, Japan*
- Treasurer Chair:** Osamu Watanabe, *Toshiba, Japan*
- Publicity Chair:** Kenichi Okada, *Tokyo Institute of Technology, Japan*
- Publication Chairs:** Ken Takeuchi, *Tokyo University, Japan*
Duy-Hieu Bui, *UET, VNU, Vietnam*
- Industrial Liaisons:** Tamio Hoshino, *Applistar, Japan*
Mitsuo Saito, *Toshiba, Japan*
Koji Kai, *Panasonic, Japan*
Kazutami Arimoto, *Renesas, Japan*
- Local Arrangement Chairs:** Hoang Nam Nhat, *UET, VNU, Vietnam*
Truong Vu Bang Giang, *UET, VNU, Vietnam*

Technical Program Committee

Chairs:

Toshimasa Matsuoka, *Osaka University, Japan*

Xuan-Tu Tran, *University of Engineering and Technology, VNU, Vietnam*

Pham Tuong Hai, *Ho Chi Minh City University of Technology, Vietnam*

Members:

Nguyen Huu Phuc, *HCMUT*

Do Hong Tuan, *HCMUT*

Truong Vu Bang Giang, *UET, VNU*

Tran Quang Vinh, *UET, VNU*

Nguyen Dinh Viet, *UET, VNU*

Yoshiharu Aimoto, *Renesas Electronics*

Ryuichi Fujimoto, *Toshiba*

Minoru Fujishima, *Hiroshima University*

Masahiro Hariyama, *Tohoku University*

Nobuaki Hashimoto, *Osaka University*

Masakazu Hioki, *AIST*

Yoshiaki Hirano, *Sharp*

Tatsuya Hirose, *Fujitsu Laboratory*

Tetsuya Hirose, *Kobe University*

Yoshio Hirose, *Fujitsu Laboratory*

Masayuki Ikebe, *Hokkaido University*

Takeshi Ikenaga, *Waseda University*

Hiroshi Inoue, *Kyushu University*

Noboru Ishihara, *Tokyo Institute of Technology*

Koichiro Ishibashi, *University of Electro-Communications*

Hitoki Ishikuro, *Keio University*

Hiroe Iwasaki, *NTT*

Koji Kai, *Panasonic*

Kazuhiko Kajigaya, *Elpida Memory*

Haruichi Kanaya, *Kyushu University*

Yusuke Kanno, *Hitachi*

Hiroshi Kawaguchi, *Kobe University*

Kenichi Kawasaki, *Fujitsu*

Hiroshi Koizumi, *NTT*

Satoshi Konishi, *Ritsumeikan University*

Koji Kotani, *Tohoku University*

Yoshiro Mita, *The University of Tokyo*

Yusuke Miyaji, *Tokyo University*

Takashi Miyamori, *Toshiba*

Shinji Miyano, *Toshiba*

Akihiko Miyazaki, *NTT*

Takashi Morie, *Panasonic*

Makoto Murata, *Rohm*

Makoto Nagata, *Kobe University*

Masakatsu Nakai, *Sony*

Masahiro Nomura, *Renesas*

Kenich Ohata, *Kagoshima University*

Takashi Ohira, *Toyohashi University of Technology*

Hiroshi Okano, *Fujitsu Laboratory*

Shinichi Ouchi, *AIST*

Tomoki Saito, *Intel*

Noboru Sakimura, *NEC*

Takayuki Shibata, *Denso*

Naoharu Shinozaki, *Fujitsu Semiconductor*

Yasuhiro Sugimoto, *Chuo University*

Makoto Takamiya, *The University of Tokyo*

Riichiro Takemura, *Hitachi*

Yukio Tamai, *Sharp*

Hiroshi Toshiyoshi, *The University of Tokyo*

Akira Tsuchiya, *Kyoto University*

Tsuneo Tsukahara, *Aizu University*

Hiroyuki Yamauchi, *Fukuoka Institute of Technology*

Tadaaki Yamauchi, *Renesas Electronics*

Takeshi Yoshida, *Hiroshima University*

Ryuji Yoshimura, *TI*

Preface

Welcome to the 2nd Integrated Circuits and Devices in Vietnam (ICDV2011)

It is a great pleasure to welcome you to the ICDV 2011, the 2011 International Conference on Integrated Circuits and Devices in Vietnam. IEICE ICD has more than 10 events in a year inside Japan. The ICDV was established last year as the only international forum outside Japan to discuss leading edge research and development subjects of the integrated circuit and device field, which has served as a vehicle for a variety of exchanges and interactions among researchers and engineers, industry and academia, international communities for the future of LSI and related fields.

This year we have total of 37 oral presentations with five keynote, five invited presentations and a special talk from TJMW (“Thai-Japan MicroWave”). It is a good mix of digital, analog, and RF circuits including low power and voltage techniques, advanced VLSI designs, and their applications for image processing, wireless communications and so on. Even though ICDV may not have enough capacity today to discuss all of those issues, it will certainly contribute to create seeds for discussing new research ideas as well as help forming network among researchers, students and faculty members from a variety of institutions.

On behalf of the ICDV committee, we hope the ICDV 2011 will give Vietnamese people some opportunities to promote research and development of integrated circuit and device field.

Masahiko Yoshimoto
Chair of Committee on Integrated
Circuits and Devices (ICD)
Professor of Kobe University,
Japan

Ngoc-Binh Nguyen
Rector, Professor of
University of Engineering and
Technology (UET), VNU,
Vietnam

Kunio Uchiyama
Hitachi,
Japan

Toshihiko Hamasaki
Hiroshima Institute of Technology,
Japan

Takeshi Yamamura
Fujitsu Lab,
Japan

Thanh Vu-Dinh
HCM University of
Technology, Vietnam

TABLE OF CONTENTS

OPENING

Monday, August 8, 10:00 a.m.

Welcome and Opening Remarks

Ngoc Binh NGUYEN (UET,VNU, Vietnam)
Masahiko YOSHIMOTO (Kobe University, Japan)
Nam Nhat HOANG (UET,VNU, Vietnam)

SESSION 1

Monday, August 8, 10:20 a.m.

1.1 – 10:20 a.m.

[Keynote] Feasibility Study of 0.5-V High-Speed Memory-Rich Nanoscale CMOS LSIs, Kiyoo ITOH, Hitachi, Japan

1

1.2 – 11:20 a.m.

[Keynote] Ultra Low-Power Analog/RF Circuits and ADC Design, Akira MATSUZAWA, Tokyo Institute of Technology, Japan

2

SESSION 2

Monday, August 8, 1:30 p.m.

2.1 – 1:30 p.m.

[Special Talk - TJMW] A New Type of Receiver Architecture Suitable for SDR, Kiyomichi ARAKI*, Yohei MORISHITA**, *Tokyo Institute of Technology, Japan, **Panasonic, Japan

8

2.2 – 2:10 p.m.

RF CMOS Transceiver for 868/915 MHz Band IEEE802.15.4 Single-Chip, Trung-Kien NGUYEN*, Hoyong KANG*, In-Hwan LEE*, Cheol-Sig PYO*, and Chang-Wan KIM**, *Electronics and Telecommunications Research Institute, South Korea, **Dong-A University, South Korea

12

2.3 – 2:30 p.m.

WLAN PA Efficiency Enhancement Using Buck Converter, Trung-Sinh DANG, Anh-Dung TRAN, Min-Young CHO, Sang-Jin PARK, Sang-Woong YOON, Kyung Hee University, South Korea

18

2.4 – 2:50 p.m.

Design of Triple-Band GPS CMOS Receiver, Ikkyun JO*, Toshimasa MATSUOKA*, Takuji EBINUMA**, *Osaka University, Japan, **University of Tokyo, Japan

22

SESSION 3

Monday, August 8, 3:30 p.m.

3.1 – 3:30 p.m.

[Invited] Many-Core Processors for Embedded Vision Applications, Shorin KYO, Shinichiro OKAZAKI, Renesas Electronics, Japan

27

3.2 – 4:10 p.m.

Multi-Level Design Methodology Using SystemC and VHDL for JPEG Encoder, Duy-Hieu BUI, Xuan-Tu TRAN, University of Engineering and Technology, VNU, Vietnam

33

3.3 – 4:30 p.m.

MPEG-4 Decoder IP Verification Using Verification Methodology Manual, Hanh Luyen DUC, Thien Le HA, Nhan Ngo THANH, Vinh Ngo QUANG, ICDREC, VNU-HCMC, Vietnam

38

3.4 – 4:50 p.m.

An SoPC for Real-Time Motion Detection Using Spatial-Temporal Entropy, Thuan NGUYEN*, Thuan HUYNH*, Cong-Kha PHAM**, *Ho Chi Minh University of Science, Vietnam, **University of Electro-Communications, Japan

43

3.5 – 5:10 p.m.

Effective and Easy Customization by RegBit Coverage in Video Input/Output IP, Quang Thieu HAN*, Chi Lan Phuong NGUYEN*, Nhat Van HUYNH**, Toyokazu HORI**, *Renesas Design Vietnam, Vietnam, **Renesas Electronics, Japan

49

3.6 – 5:30 p.m.

FPGA Implementation of An Audio Authentication Scheme, Van Tung LE*, Trong Tu BUI**, "University of Da Lat, Vietnam, **University of Science, Vietnam"

54

SESSION 4

Tuesday, August 9, 8:30 a.m.

4.1 – 8:30 a.m.

[Invited] High-frequency Characteristics of One-dimensional Nanostructures, Francisco R. MADRIZ, Toshishige YAMADA, and Cary Y. YANG, Santa Clara University, USA

60

4.2 – 9:10 a.m.

Arbitrary Power Splitting Couplers Based on Slot Nanophotonic Waveguides Using CMOS Technology, Trung-Thanh LE, Hanoi University of Natural Resources and Environment, Vietnam

63

4.3 – 9:30 a.m.

Study on Manufacture The Device for Detecting Small Magnetic Field Fluctuation, Pham Quoc TRIEU, Nguyen The NGHIA and Do Gia TUNG, Hanoi University of Science, VNU, Vietnam

68

SESSION 5

Tuesday, August 9, 10:10 a.m.

5.1 – 10:10 a.m.

[Invited] Industrial Approach for Dependability in The Recent Decade, Nobuyasu KANEKAWA, Hitachi, Japan

72

5.2 – 10:50 a.m.

A 3D Image Capture System Using A Laser Range Finder for Autonomous Mobile Robots, Tran Thuan HOANG, Dang Anh VIET, Tran Quang VINH, University of Engineering and Technology, VNU Hanoi, Vietnam

76

5.3 – 11:10 a.m.

Contact Smart Card Reader, Phuc LE, Hoang Hau Nguyen THANH, Quoc Nguyen PHU, ICDREC, VNU-HCMC, Vietnam

82

5.4 – 11:30 a.m.

INS/GPS Navigation for Land Applications via GSM/GPRS Network, Luu Manh HA, Tran Duc TAN, Chu Duc TRINH, Nguyen Thang LONG, Nguyen Dinh DUC, University of Technology and Engineering, VNU, Vietnam

86

SESSION 6

Tuesday, August 9, 1:00 p.m.

6.1 – 1:00 p.m.

[Keynote] High Performance Parallel Computing Using Cellular Neural Network on FPGA, Thuong Cat PHAM*, Duc Long PHAM**, Duc Thai VU**, Thanh Phuong DAM**, *Institute of Information Technology, VAST, Vietnam, **University of Thai Nguyen, Vietnam

91

6.2 –2:00 p.m.

A Hardware Implementation of Pulse Coupled Neural Network for Image Feature Extraction, Ngoc Hung NGUYEN, Xuan Thuan NGUYEN, Huu Thuan HUYNH, Trong Tu BUI, University of Science, VNU-HCMC, Vietnam

92

6.3 – 2:20 p.m.

Control of An Internet-Based Robot System Using Fuzzy Logic, Manh Duong PHUNG, Thanh Van Thi NGUYEN, Quang Vinh TRAN, University of Engineering and Technology, VNU Hanoi, Vietnam

98

6.4 – 2:40 p.m.

Effect of Lagging in Array of Ring Oscillators for On-Chip Digital Library Timing Verification, Sergey CHURAYEV*, Timour PALTASHEV* and Victor STEMPITSKY**, *National Research University ITMO, Russia, **Belarusian State University of Informatics and Radioelectronics, Belarus

102

SESSION 7

Wednesday, August 10, 8:30 a.m.

7.1 – 8:30 a.m.

[Keynote] Low Power Technologies and Their Impact on Societies, Koichiro ISHIBASHI, University of Electro-Communications, Japan

107

7.2 – 9:30 a.m.

[Invited] Network-On-Chips: Design and Test Challenges in Nanoscale Era, Xuan-Tu TRAN, University of Engineering and Technology, VNU, Vietnam

111

7.3 – 10:10 a.m.

FPGA Implementation of A Low Latency and High Throughput Network-On-Chip Router Architecture, Nam-Khanh DANG, Thanh-Vu LE-VAN, Xuan-Tu TRAN, University of Engineering and Technology, VNU, Vietnam

112

SESSION 8

Wednesday, August 10, 10:50 a.m.

8.1 – 10:50 a.m.

Designing and Manufacturing A Smart Device, Vuong Dao VY, Do Van HUNG, Mai Truong GIANG, Hoa Quang DU, Nguyen Trong THE, University of Engineering and Technology, VNU, Hanoi, Vietnam

117

8.2 – 11:10 a.m.

Design for Linear CMOS Temperature Sensor, Chun Wei LIN, Sheng Feng LIN, Po Sheng LIN, National Yunlin University of Sci. and Tech., Taiwan

123

8.3 – 11:30 a.m.

Analysis of Dual-Directional SCR with Low Triggering Voltage for I/O Clamp, Yong-Seo KOO*, Byung-Seok LEE*, Jin-Woo JUNG*, Dong-Su KIM*, Won-Suk PARK*, Yil-Suk Yang**, *University of Dankook, South Korea, **Electronics and Telecommunications Research Institute, South Korea

129

SESSION 9

Wednesday, August 10, 1: 00 p.m.

9.1 – 1:00 p.m.

[Keynote] Energy Reduction and Dependability Enhancement of Wireless Communication in Biomedical Information Sensing Systems, Masaharu IMAI, Takashi HAMABE, Yoshinori TAKEUCHI, and Keishi SAKANUSHI, Osaka University, Japan

133

9.2 – 2:00 p.m.

New RF Front-End Control Interface from MIPI Alliance - Implementation for New MIPI RF Front-End Control Interface, Son Hoang LE*, Phuong Kim Thi PHAM*, Thuyet That Vo NGUYEN*, Norio HAYASHI**, *Renesas Design Vietnam, Vietnam **Renesas Electronics, Japan

139

9.3 – 2:20 p.m.

Designed Synchronizations in Multi-Carrier Receivers on FPGA, Quoc Tuan NGUYEN*, Duc Lap VU**, *University of Engineering and Technology, VNU, Vietnam, **College of Poly-technique, Vietnam

143

9.4 – 2:40 p.m.

Efficient LUT-Based Multiplier and Squarer for DSP Applications, Van-Phuc HOANG, Cong-Kha PHAM, University of Electro-Communications, Japan

148

SESSION 10

Wednesday, August 10, 3:20 p.m.

10.1 – 3:20 p.m.

[Invited] Low Power Multicore for Embedded Systems, Fumio ARAKAWA, Renesas Electronics, Japan

154

10.2 – 4:00 p.m.

A Pareto Optimal Configuration at Design Phase for SoC Platform Based on The Genetic Algorithm, Van Huong PHAM, Ngoc Binh NGUYEN , Ngoc Hai BUI, University of Engineering and Technology, VNU, Vietnam

160

10.3 – 4:20 p.m.

Implementation of Search-Less Information Detection Based on Content Addressable Memory on FPGA, Duc-Hung LE*, Katsumi INOUE**, Masahiro SOWA*, Cong-Kha PHAM*, *University of Electro-Communications, Japan, **Advanced Original Technologies, Japan"

166

10.4 – 4:40 p.m.

Verification Intellectual Property (VIP) for PCIe Compliance Verification, Tinh H. NGUYEN, Hoang M. TRAN, Minh D. NGUYEN, Hanoi University of Science and Technology, Vietnam

172

CLOSING

Wednesday, August 10, 5:00 p.m.

Kunio UCHIYAMA (Hitachi, Japan)

Nam Nhat HOANG (UET, VNU, Vietnam)

Network-on-Chips: Design and Test Challenges in Nanoscale Era

Xuan-Tu Tran

VLSI Systems Design Group, SIS Laboratory, University of Engineering and Technology, VNU
144 Xuan Thuy road, Hanoi, Vietnam.

Abstract — Nowadays, more and more complex intellectual property (IP) cores communicating with each other has been intently integrated into a system to meet the high demand of new applications. This make the on-chip communication become a critical issue and the conventional bus based communication using a single bus or a hierarchy of busses could not response to the communication requirements between the integrated IP cores because of their poor scalability with system size, their shared bandwidth between all the integrated IPs, and the energy efficiency requirements of final products.

To overcome those problems, the Network-on-Chip (NoC) paradigm has been proposed as a promising on-chip communication solution for designing complex systems, especially when the semiconductor technology turns into nanoscale era. However, the development of design and test methodologies for this new paradigm is a complicated and time consuming engineering process, concerning to not only hardware design issues but also network protocols matters. After a decade of research and development, the NoC designers still have to face many challenges to bring the paradigm to final industrial products.

This talk will first give a brief introduction to the network-on-chip concept, and then addresses on main challenges in designing and testing the on-chip communication network well as the attached IP cores. A practical example of designing and testing a network on chip will be also presented to illustrate the mentioned challenges.

Keyword: Network-on-Chip (NoC), On-chip communication, design and test challenges, testability.

Biography

Dr. Xuan-Tu Tran was born in Nghe An, Vietnam, in 1977. He received a Bachelor of Science (B.Sc.) degree in 1999 from Hanoi University of Science and a Master of Science (M.Sc.) degree in 2003 from Vietnam National University, Hanoi, all in Electronics Engineering and Communications; and a Ph.D. degree in 2008 from the CEA-LETI, MINATEC (in collaboration with Grenoble INP), France in Micro Nano Electronics.

Xuan-Tu Tran has worked as a lecturer at Vietnam National University, Hanoi (1999-2003), as a research engineer at the CEA-LETI, MINATEC, France (2003-2008), and then as an assistant professor at the University of Engineering and Technology (UET), Vietnam National University, Hanoi (VNU) from 2008 to recent. He was a visiting/an invited professor at the University Paris-Sud 11, France (2009, 2010), a visiting professor at Grenoble INP in 2011. He is currently deputy director of the key Laboratory for Smart Integrated Systems, and head of VLSI Systems Design Group. He is in charge for CoMoSy, VENGME projects for embedded systems and multimedia applications. His research interests include design and test of networks-on-chips, systems-on-chips, design-for-testability, asynchronous/synchronous VLSI design, and hardware architecture for multimedia applications. He has served as a Technical Program Committee member/ Conference Organization member for a dozen of conferences/journals including ATC 2008, ATC 2009, IEEE DELTA 2010, ATC 2010, IEEE DELTA 2011, ATC 2011, IEICE ICDV 2011, IEEE GIIS 2011, REV-JEC, and as a reviewer for many EDA conferences and journals.

He is a member of the IEEE, IEEE Circuits and Systems Society (CAS), and the Executive Board of the Radio Electronics Association of Vietnam (REV).

Technically co-Sponsored by



Financially co-Sponsored by



ISBN 978-4-88552-258-1



IEICE Catalog Number: C3055
ISBN: 978-4-88552-258-1

9 784885 522581 >